second part of this chapter will consider the particle monitoring on bare wafers and patterned wafers. Contamination within the bulk of the silicon wafer:  Implantation: ionic implantation or plasma induced implantation  Diffusion during hot process  Through deposition process:
Cleaning effect: how the contamination is removed? What contamination is brought up during the cleaning steps?  Cleaning solutions as SC1, SC2, HF, piranha  Surface state: hydrophobic or hydrophilic  Mechanical actions: brush, megasonics, jet rinse, bath motion  Chemical actions:  Impurity oxydo-reduction reaction  Basis / acids dissolution  Surface pitting  Particles removals  Filtration for particles and/or ionic contamination  Gettering: capture of the defects outside the active area of the components  Precipitation of the defect on the backside of the wafer  Precipitation of the defect due to oxygen precipitate  Charges within dielectric films as doped silicon films(Phosphorus Silicon Glass, Boron Phosphorus Silicon Glass) and Silicon Nitride films.
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Contamination impact on wafers
The contamination impacts of the three different contaminants are summarized in Chemical composition analysis as gas chromatography, (GC), Total Organic Compound (TOC) Analyser for Deionized water (DI water)…  Liquid particle measurement with liquid particle counters for particle size above or equal 0.1 µm diameter for chemicals. Tools for the characterization of the particles size distribution are also interesting, but not in the scope of this presentation. In this chapter, we focus on metallic contamination in silicon which represents one of the major causes for low yields and poor performance of semiconductor devices. Transition metals in silicon have deleterious effects on device characteristics. Airborne molecular contamination affects key process steps, as gate oxide quality. 
Chemicals
Quality of chemicals and Ultra pure water monitoring depends on the flow of the chemicals through the chemical supply, from the tank to the wafer. For Chemicals, the sampling can be done at the delivery of the products before the central chemical supply (in incoming inspection): the Point of Entry (POE). It can also be done on the process tool, at the point of Use (POU). Chemicals at the POE can be measured by ICPMS. At POU, bare wafers which are processed with a complete recipeare then measured by TXRF. At POU another approach is the sampling of chemicals at POU ICPMS analysis. Results at POE and POU measured by ICPMS are presented in Table 7 . 
Sampling and confidence level on monitoring scheme
Monitoring of the semiconductor manufacturing line is done on the product wafers, or on the facilities as ultra pure water, chemicals or gases. Measurements on a product wafer can address impact of metallic contamination on gate oxide from hot, implant processes. The question related to sampling is "why do we need to monitor defect?" In the case of metallic contamination, it is not such easy. Metallic effects are known, but the analytical tools have time response much slower than for the defect density tools. Then, the monitoring scheme of metallic contamination needs to be think according pragmatic approach. First the line is divided in two parts:  Front End Of Line : Device construction  Back End Of Line : Connection with metal line www.intechopen.com
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TXRF, VPD TXRF and SPV measurement technique are used for standard monitoring, but also after maintenance procedure, or any troubleshooting. Decision tree and clear instruction are also needed in order to help manufacturing running the tool properly. In addition the monitoring of the chemicals, Gas and DI Water before the POU is indicating the quality level of the facilities. This monitoring scheme is summarized in table 8.
Items
Monitoring 
Fig. 2. Metallic contamination on Wet process tool, EDX identification

Metallic in Implant Process
For an Ionic Implant Tool, the plasma is generated within an Arc chamber in order to do the ionisation of the different species before going trough the mass spectrometer filter for implantation on the wafer. The wall of this Arc chamber can be made within two metals, either Molybdenum, either Tungsten. During the implantation of the BF2 species for the device channel implant, Mo++ has been implanted with BF2 implant (Demarest 2009 
Furnace Contamination
The monitoring of Furnace oxidation process with SPV has been evaluated to catch Na contamination in case the handling procedure would not be followed. In Fig 4, 
Defect density on product wafers
Defect density is one of the main detractors of the final test yield in semi-conductor manufacturing, and the impact of the particles on the device functionality is even more critical for sub-micron designs. It is the reason why the investment for defect density measurement increased for the last years: yield prediction through in-line defect inspection is requested to improve yield learning on new product and each node generation.
In this chapter, we will describe the latest tool set available in the manufacturing lines and the detection capabilities of the bright field, dark field and SEM (Scanning Electron Microscope) inspection tools and optical / SEM review tools. The sampling strategy for the defect review and the automatic defect binning are optimised to improve the classification of the defects of interest. Defect classification accuracy and the defect size influence on chip functionality will be presented through the critical area definition and die to die yield calculation. The methodology for yield prediction through defect density inspection and classification will be described. The confidence level of yield prediction depends on the inspection tool capabilities and sampling strategy, the defect size and killer ratio calculation for each defect type.
Defect inspection
3 types of inspection tools on product wafers are proposed for defect density analysis: -Bright field inspection tools: using standard light or UV light for sub micron design inspection. Sensitive to image differences, detect deformed designs as micro masking, embedded or surface foreign materials, scratches, mainly defects providing a good image contrast.
-Dark field inspection tool: using a laser, will detect easily surface defects. Tools covering both dark and bright field inspections mode are now available.
-Scanning Electron Microscope (SEM) inspection tool. This tool compares SEM images to detect small defects (0.1 µm), charge contrast defects (as contact open, line shorts, device leakages), or defects in high aspect ratio structures (Baltzinger et al., 2004; Hong Xiao et al, 2009) . These tools will compare images from one die to an adjacent one. If any difference is detected, the tool will check the image with another die. The die different compared to the other will be considered as defective. For memory products, the sensitivity and throughput of the tool can be improved by comparison of memory blocks inside of the dies. The inspection tools provide defect coordinates on a wafer map. Some tools are able to classify the defects to facilitate the defect density analysis. The sampling for defect analysis review can be more efficient by removing non killer defects, nuisances, detected and classified by the inspection tool. The choice of one of these tools is driven by the in-line inspection strategy. This strategy is built with the following information: -Pareto of the defects to be detected -Information of the final test analysis and failure analysis. -Manufacturability of the in-line controls (scan time, resources for classification) Today's recipes are generally 100 % surface scan of the chip to inspect exhaustively all of the active structures of the product. It allows the detection of all type of defects on the different www.intechopen.com
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structures of the chip, but sensitivity of the inspection tools in the array is reduced with random mode inspection. Defect size distribution depends on image filtering, detection threshold, pixel (smallest image size for die comparison) chosen in the recipe. These parameters are adjusted to keep a count of defects affordable for manufacturing inspection. So, the recipe will be built to avoid encroaching and saturation concerns. Focus parameter will be adjusted to catch surface or embedded defects. An example of a defect size distribution is given in the Fig. 5 .
General law for the defect distribution is:
D=A/X n (1)
With: -X is the defect size -D is the particle count -A and n are constants (n used to be closed to the value of 3)
A log/log graph will give a straight line where the slope is n.
After wafer inspection, defect map and chip yield is provided. The chip yield or defect count depends on the sensitivity of the recipe. In the case of the previous graph most of defects under 0.3 µm are not detected by the KLA 2135 using the pixel 0.39 µm (random mode). Using the pixel of 0.25 µm allows the detection of defect size of 0.18 µm, but will increase the total of the detected defects on the wafer. The aim of the defect inspection is to detect most of the killer defects. The recipes using smaller pixel size will grow the total defect count mainly with small defects (Fig. 6) , which are not the main detractors at final test yield. This will enlarge the width of the defect size distribution and could cause the lost of the defects of interest review. It is the reason why inspection tools are providing today a previous rough binning to improve the efficiency of the defect classification sampling and the review.
Defect review
Defect review is required to identify defects of interest and to address the root cause of each defect type. The defect review is processed using 2 types of tools: -Optical review allows the classification of large defects (more than 1 µm). The benefit of optical review is to get pictures of embedded defects. Confocal microscopes provide topological information.
-SEM review allows the classification of smaller defects, but embedded defects will not be systematically redetected, because SEM is sensitive to the surface only. Last generation of review SEM is able to redetect, focus and take automatically a picture of the defects, to improve the throughput of the review. EDS (Energy Dispersive Spectroscopy) can be added to have elemental analysis of particles.
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Semiconductor Technologies 72 4.3 Defect sampling strategy for defect classification All the detected defects are not reviewed on optical or SEM tools because the amount of the defect is generally too high for the review tool capacity. So a sampling is applied on the total inspected defects, with the following possible methodologies:
-remove previous inspected layers defects to classify only current level defects -take only 2 or 3 images of large defects (clusters) -classify randomly failing dies -classify largest defects to improve sampling of killer defects -classify a sampling of proposed the defects binned by the inspection tool Sampled defects will be automatically classified (ADC: Automatic Defect Classification proposed for SEM or Optical review tools) or manually classified with an operator. The SEM review is more accurate due to its better resolution, but is not able to detect some embedded defects. The measurement of the efficiency of the defect classification (ADC for this example) is given by the following 2 parameters ( 
Accuracy gives the capability of the classifier to detect a given defect type. Purity gives a measurement of the "noise" of the classification. ADC classification goal is to obtain in general more than 80 % for accuracy and purity. A trained operator achieves more than 90 %. Defined defects classes provided to ADC or an operator has to be consistent with: -Process root causes of the defect -Size and possible impact of the defect at final test -Defect should be easily recognizable by ADC or an operator to get good level of accuracy and purity
Final test yield prediction from in-line defect inspection data
PLY (Photo Limited Yield) calculation from in-line wafer inspection and defect classification will provide an estimated final test yield of a wafer. The PLY calculation for the defect j for one inspected level is the following (semi-deterministic model):
PLY j = 100*( 1 -P j * C j * DC / NTC )
Where : P j : probability of fail of the defect j C j : chips classified with the defect j DC : total defective dies NTC : total dies on the wafer PLY of one inspection level is the product of PLY j of the j defects classified on the wafer. The overall estimated yield is the product of PLY of the inspected levels. The aim of the following part is to discuss about the reliability, the accuracy and the precision of the PLY data. When PLY trend degradation is observed, we need to know the accuracy of the measure and the assumptions taking in account in the calculation to be sure that what is measured is a real process concern.
Probability of fail calculation
When a defect is classified, a probability of fail is associated, depending on the impact of this defect on the chip functionality. Different methods are used for the calculation of this killer ratio. The most frequently used is STPLY (Statistical Test PLY). It is a chip to chip correlation, between failing chips seen with the in line inspection tools and the final test yield (Grolier, 2000) . For a given defect type i, the calculated killer factor is:
Killer factor = final test failing chip with the defect i / total defect i found (5) Some error on the calculation can be done, because some killer defects not detected with in line inspection tools can match with detected defects without any electrical impact. Some "noise" subtraction is proposed. STPLY allows the probability of fail calculation of all types of semiconductors, memories and logics.
Another method called ETPLY (Electronic Test PLY) is to overlay the PLY defects map and the bit fail map given by the final test of the memory products. This method of killer factor calculation allows a better accuracy than the previous method because there is very few of "random hits", even with an overlay specification of 100 µm. Nevertheless, this method is only applicable for memories (Fig. 7) .
The manual classification does not report accurately the size and the impact of the defect on the design. Some classification like small embedded, embedded and large embedded are dependant on the operator; large embedded with a killer factor of 1 is a given size defect or a defect connecting 2 structures. Some defect codes have a killer factor of 0, as Nuisance, Non visible, Discoloration, Fill Shape (Defect in non electrically active area). to give the most accurate predicted yield. The inspection recipes have to be optimised to reduce the amount of such defects. Nevertheless, the size of the defect has a strong impact on the killer ratio (Fig. 8) , and the interaction between defect size and product design has been studied to estimate the impact of the defect density on final test yield. 
Defect impact on the product: critical area definition
For a given defect density yield models are able to propose a corresponding yield calculation as binomial, Poisson laws (Fig. 9) . Nevertheless, these laws are not taking in account the product complexity and device redundancies (Donovan, R. P., 1988) . Some corrective factor can be added to improve the predicted yield, but the more precise estimation can be given by software including the design descriptions for all the layers of the product and the modelization of the defect density. If the centre of a circle particle is inside the yellow surface, the particle will cause a fail (metal short).
This final test yield estimation is based on the critical area calculation (Fig.10) . The critical area is the surface where the centre of a particle will cause a failure (Barberan & Duvivier , 1996) . The critical area depends on the particle size, the product design and the impact of the particle on the design. As all these information are available, yield estimation can be calculated with the following law ( Fig. 11) : Fig. 11 . Defect density DSD i (x) and Critical area CA event,i (x) of a given size x defect will provide a yield loss Y event,i corresponding to the surface under the fault probability curve. Most critical part of the product design or layers can be highlighted and corrected to improve final test yield (Fig. 12) . Redundancies as contacts can also be added. Wafer / lot / defect sampling The PLY result depends on the sampling strategy. The more defects are classified; the better will be the confidence level on PLY data. This can be modelized with a binomial law (see Fig. 13 ) as far as we suppose that a defect frequency follows a Gaussian distribution (6): Fig. 13 . confidence level of PLY data depending on the defect sampling In this case, the cumulated wafers data are supposed to have the same defect distribution. This is consistent with the simulation of different defect sampling proposed in 1997 by J-L. Grolier and J. Combronde. Actual sampling is 25 % of the production lot, 2 wafers per lot, and 50 classified defects maximum per wafers, according to the previous study. At this time, some tool are proposed to define the best sampling depending on amount of defect type, the stability of the process and the required confidence level. To improve the sampling efficiency and PLY results accuracy, the recipes have to be optimised to reduce the amount of prior level defects, nuisances and non visible defects (false defects ...). Inspection level detection is chosen to detect killer defects. Generally post www.intechopen.com Contamination monitoring and analysis in semiconductor manufacturing 77 STI (silicon trench Isolation) module, PC (poly gate etch), Contact, metal layers are the most common level used for inspection.
Predicted Final Test Yield
At the end, overall PLY calculated with the final test date for each lot will give a prediction of the final test yield induced by the defect density (PLY = multiplication of all the defects yields for all the levels of inspection). The following graph shows the overall PLY calculated at final test and the final test results week by week (Fig. 10) . Some errors induced by the overall PLY calculation can occur when lots are not crossing the process flow at the same time. Process issues (CD variations, resistive vias ...) will be estimated with another calculation to give a better final test yield prediction. 
Conclusion: Overall PLY accuracy
To get an overall PLY accuracy estimation, killer factors calculated each month with SPLY method can be reported on a graph. A sigma can be estimated for each defect type, as a critical process parameter of the line. In general, the higher killer factors have a lower standard deviation for a given probability of fail calculation (Baltzinger, 2009 ). For the low killer factor defects, the "noise" impact on the calculation is higher. In this case, the defect density engineer has to understand the root cause of this high variability to improve the level of confidence: -Inspection recipes -Sampling and classification accuracy -Process changes 
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